This paper proposes a state encoding method for asynchronous circuits based on the theory of regions. A region in a Transition System is a set of states that "behave uniformly" with respect to a given transition (value change of an observable signal), and is analogue to a place in a Petri net. Regions are tightly connected with a set of properties that must be preserved across the state encoding process, namely: (1) trace equivalence between the original and the encoded specification, and (2) implementability as a speedindependent circuit. We build on a theoretical body of work that has shown the significance of regions for such property-preserving transformations, and describe a set of algorithms aimed at efficiently solving the encoding problem. The algorithms have been implemented in a software tool called petrify. Unlike many existing tools, petrify represents the encoded specification as an STG, and thus allows the designer to be more closely involved in the synthesis process. The efficiency of the method is demonstrated on a number of "difficult" examples.
Introduction
In the last decade, Signal Transition Graphs (STGs) [7, 1] have attracted much of the attention of the asynchronous circuit design community due to their inherent ability to capture the main paradigms of asynchronous behaviour: causality, concurrency and data-dependent and non-deterministic choice. STGs are Petri nets whose events are interpreted with signal transitions of a modeled circuit. The STG model, exactly like "classical" Flow Table models, may require some state signals to be added to those initially specified by the designer. Adding those state signals is commonly referred to as solving the Complete State Coding (CSC) problem.
Since [1] a number of different techniques have been proposed to solve the CSC-problem. The first totally general method, described in [8] , used an algorithm whose complexity practically precluded any optimization, but produced only one,often suboptimal, solution. The most recent method [9] is based on the concept of an excitation This work has been partially supported by grant CICYT TIC 95-0419 (J. Cortadella), EPSRC visiting fellowship GR/J78334 (M. Kishinevsky), MURST project "VLSI architectures" (L. Lavagno), and EPSRC grant GR/J52327 (A. Yakovlev).
region for a signal transition (a set of states in which a signal is enabled to change its value). It has been able to improve on [8] by adopting a coarser granularity in the exploration of the solution space. This coarser granularity has a price, though: as we will show in Section 6, there is a number of examples of STGs which could not be solved by their method (nor by previous ones, mainly due to the large number of states), unless changes in the specification (e.g., reductions in concurrency) are allowed. Moreover, the authors could not characterize the class of STGs for which their method was guaranteed to find a solution.
Our approach differs from the previous work in the area, because it is based on the notion of regions of states, which is more general than, albeit related to, that of excitation regions (an excitation region is a specific intersection of regions). By exploring a broader design space than [9] , we can thus solve a larger number of problems, and potentially reach better solutions especially in terms of circuit performance. For example, our approach can efficiently trade off logic complexity with execution speed, by changing the level of parallelism with which state signal transitions are inserted. On the other hand, our search space is still reduced with respect to [8] , and thus we can claim better control on the quality of the solution.
This paper is organised as follows. Section 2 provides some theoretical background (the interested reader is referred to [2] for the details). Sections 3 and 4 define the idea of property-preserving event insertion and apply it to solving the CSC problem. Sections 5 and 6 describe implementation aspects and experimental results. Figure 1 ,a is shown in Figure 1 ,b.
The set of all markings reachable in N from the initial marking m0 is called its Reachability Set. A net is called safe if no more than one token can appear in a place in any reachable marking. The graph with vertices corresponding to markings of a PN and with an arc (m1; m 2 ) in the graph if and only if m1 ! m2 is called its Reachability Graph (RG). One can easily check that the RG Figure 1 ,c derived for the PN from Figure 1 ,b is isomorphic to the TS (Figure 1,a) .
Regions and Excitation Regions
Let S1 be a subset of the states of a TS, S1 S. If s 6 2 S1 and s 0 2 S1, then we say that transition s a ! s 0 enters S1. If s 2 S1 and s 0 6 2 S1, then transition s a ! s 0 exits S1. A region r is a pre-region of event e if there is a transition labeled with e which exits r. A region r is a post-region of event e if there is a transition labeled with e which enters r. The set of all pre-regions and post-regions of e is denoted with e and e respectively.
While regions in a TS are related to places in the corresponding PN, an excitation region for event a is a maximal set of states in which transition a is enabled. Therefore, excitation regions are ERs, we define switching regions as connected sets of states reached immediately after the occurrence of an event.
Property-preserving event insertion
Event insertion is informally seen as an operation on a TS which selects a subset of states, splits each state in it into two states and creates, on the basis of these new states, an excitation and switching region for a new event. Figure 2 shows the chosen insertion scheme, analogous to that used by most authors in the area, in the three main cases of insertion with respect to the position of the states in the insertion set ER(x)(entrance to, exit from or inside ER(x)). State signal insertion must also preserve the speed-independence of the original specification, that is required for the existence of a hazard-free asynchronous circuit implementation.
An event a of a TS A is said to be persistent in a subset S 0
! . An event is said to persistent if it is persistent in S. For a binary encoded TS, determinism, commutativity and output event persistency guarantee speed-independenceof its circuit implementation. Formally, we say that an insertion state set ER(x), in a TS A 0 obtained from a deterministic and commutative TS A by inserting event x, is a speed-independence preserving subset (SIPset) iff: (1) for each a 2 E, if a is persistent in A, then it remains persistent in A 0 , and (2) A 0 is deterministic and commutative.
The following two properties of insertion sets, based on theory developed in [2] , link together the notions of TSregions and SIP-sets and provide a rationale for our approach. These properties suggest that the good candidates for insertion sets should be sought on the basis of regions and their intersections (while the approach of [9] could exploit only case P2). Since any disjoint union of regions is also a region, this gives an important corollary that nice sets of states can be built very efficiently, from "bricks" (regions) rather than "sand" (states).
Solving Complete State Coding
A Signal Transition Graph (STG, [1, 7] ) is a Petri net labeled with up and down transitions of a set of signals (denoted by x + and x for signal x respectively).
A necessary condition for STG implementability is consistent labeling. Informally, this means that in every firing sequence from the initial marking, rising and falling transitions alternate for each signal. In other words, each marking can be uniquely labeled with a vector of signal values. Once consistency is ensured,Complete State Coding (CSC) becomes necessary and sufficient for the existence of a logic circuit implementation. A consistent STG satisfies the CSC property if for every pair of states s; s 0 of the associated TS, such that v(s) = v ( s 0 ) , the set of non-input transitions enabled in both is the same.
Assume that the set of states S in a TS is partitioned into two subsets which are to be encoded by means of an additional signal to solve some CSC conflicts. Let r and r = S r denote the blocks of such a partition. In order to implement such an encoding, we need to insert appropriate transitions of the new signals in the border states between the two subsets.
In this paper we shall consider the so-called exit border (EB) of a partition block r, denoted by EB(r), which is informally a subset of states of r with transitions exiting r. We call EB(r)well-formed if there are no transitions leading from states in EB(r)to states in r EB(r).
Consider the example in Figure 3 (enabled signals have their value followed by in the signal label). The set of candidates explored by our encoding algorithm will be restricted to be an I-partition by construction. We proved in [2] that the method is complete, in that it can solve CSC for any safe, consistent, output-persistent STG.
A heuristic-search strategy to solve CSC
The main algorithm for the insertion of one state signal is as follows: ER(x+) and ER(x ) must be SIP blocks. The insertion of x must not modify the specification of the environment (e.g., x cannot be inserted before input events). The number of solved CSC conflicts must be maximized. The estimated complexity of the circuit must be minimized.
In the current implementation, the complexity of the circuit is approximated by the sum of the number of trigger signals for each ER. Each trigger signal labels one of the transitions which enter an ER and corresponds to a fan-in signal in the implementation. More accurate estimations are foreseen for future implementations.
Experimental results
The region-based approach presented in this paper has been integrated in petrify, a tool for the synthesis of Petri nets [3] . We have used several benchmarks that no other automatic tool, such as SIS or ASSASSIN, has been able to solve. Some of them are even difficult to solve manually by expert designers. Our approach has succeeded in all of them. One of the most important features of the CSC algorithm implemented in petrify is the capability of managing extremely large state graphs generated from STGs with high concurrency. Two factors are essential for this capability: (1) the symbolic representation and manipulation of the state graph by means of Ordered Binary Decision Diagrams (2) the exploration of blocks of states at the level of regions rather than states. Table 1 presents the CPU times (in seconds on a SPARCSTATION 20) required to satisfy CSC for some examples with a vast state space, which cannot be solved in a reasonable amount of memory or time by SIS or ASSASSIN. Table 2 reports the results obtained with petrify in comparison with the ones obtained by ASSASSIN ( [5] ). The quality of the results is comparable to those obtained by ASSASSIN. Even with the estimation of logic performed in petrify, ASSASSIN can still offer slight improvements in a few examples. This means that an estimation of logic based on only trigger signals is not accurate enough.
Conclusions
In this paper we have presented a method and associated algorithms for solving state coding problems by means of state signal insertion. Our main target here was solving Complete State Coding problem, one of fundamental issues in asynchronous circuit synthesis from Signal Transition Graphs. We believe that our approach to: (1) Transition System partitioning, (2) new signal insertion, and (3) reconstruction of the model in Petri net form, based on the concept of region of states, will prove useful in solving other problems in asynchronous circuit synthesis. In particular, the technology mapping problem for Speed-Independent circuits ( [4] ) can be cast in this form.
